

FIG. 1a






FIG. 1b





F1G.2a (Prior Art)




FIG. 2b (Prior Art)






FIG. 3








. . .

FIG. 4b





Forming a signal trace on a dielectric layer, wherein the signal trace comprises a first width that is wider than a second width

Electrically connecting a via to the first width of the signal trace

Electrically connecting a component to the via, wherein the impedance discontinuity between the signal trace and the component is lowered

FIG. 6